

# IRF7902PbF

HEXFET® Power MOSFET



## Applications

- Dual SO-8 MOSFET for POL Converters in Notebook Computers, Servers, Graphics Cards, Game Consoles and Set-Top Box

## Benefits

- Very Low  $R_{DS(on)}$  at 4.5V  $V_{GS}$
- Low Gate Charge
- Fully Characterized Avalanche Voltage and Current
- 20V  $V_{GS}$  Max. Gate Rating
- Improved Body Diode Reverse Recovery
- Lead-Free

$V_{DSS}$	$R_{DS(on)}$ max	$I_D$
30V	Q1 22.6m $\Omega$ @ $V_{GS} = 10V$	6.4A
	Q2 14.4m $\Omega$ @ $V_{GS} = 10V$	9.7A



## Absolute Maximum Ratings

	Parameter	Q1 Max.	Q2 Max.	Units
$V_{DS}$	Drain-to-Source Voltage	30		V
$V_{GS}$	Gate-to-Source Voltage	$\pm 20$		
$I_D @ T_A = 25^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$	6.4	9.7	A
$I_D @ T_A = 70^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$	5.1	7.8	
$I_{DM}$	Pulsed Drain Current ①	51	78	
$P_D @ T_A = 25^\circ C$	Power Dissipation	1.4	2.0	W
$P_D @ T_A = 70^\circ C$	Power Dissipation	0.9	1.3	
	Linear Derating Factor	0.011	0.016	W/ $^\circ C$
$T_J$ $T_{STG}$	Operating Junction and Storage Temperature Range	-55 to + 150		$^\circ C$

## Thermal Resistance

	Parameter	Q1 Max.	Q2 Max.	Units
$R_{\theta JL}$	Junction-to-Drain Lead ⑤	20	20	$^\circ C/W$
$R_{\theta JA}$	Junction-to-Ambient ④ ⑤	90	62.5	

Static @ T<sub>J</sub> = 25°C (unless otherwise specified)


	Parameter		Min.	Typ.	Max.	Units	Conditions		
BV <sub>DSS</sub>	Drain-to-Source Breakdown Voltage	Q1&Q2	30	—	—	V	V <sub>GS</sub> = 0V, I <sub>D</sub> = 250μA		
ΔBV <sub>DSS</sub> /ΔT <sub>J</sub>	Breakdown Voltage Temp. Coefficient	Q1	—	0.023	—	V/°C	Reference to 25°C, I <sub>D</sub> = 1mA		
		Q2	—	0.025	—				
R <sub>DS(on)</sub>	Static Drain-to-Source On-Resistance	Q1	—	18.1	22.6	mΩ	V <sub>GS</sub> = 10V, I <sub>D</sub> = 6.4A ③		
			—	23.8	29.7		V <sub>GS</sub> = 4.5V, I <sub>D</sub> = 5.1A ③		
		Q2	—	11.5	14.4		V <sub>GS</sub> = 10V, I <sub>D</sub> = 9.7A ③		
			—	14.9	18.7		V <sub>GS</sub> = 4.5V, I <sub>D</sub> = 7.8A ③		
V <sub>GS(th)</sub>	Gate Threshold Voltage	Q1&Q2	1.35	1.8	2.25	V	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 25μA		
ΔV <sub>GS(th)</sub> /ΔT <sub>J</sub>	Gate Threshold Voltage Coefficient	Q1	—	-4.7	—	mV/°C			
		Q2	—	-5.9	—				
I <sub>DSS</sub>	Drain-to-Source Leakage Current	Q1&Q2	—	—	1.0	μA	V <sub>DS</sub> = 24V, V <sub>GS</sub> = 0V		
		Q1&Q2	—	—	150		V <sub>DS</sub> = 24V, V <sub>GS</sub> = 0V, T <sub>J</sub> = 125°C		
I <sub>GSS</sub>	Gate-to-Source Forward Leakage	Q1&Q2	—	—	100	nA	V <sub>GS</sub> = 20V		
	Gate-to-Source Reverse Leakage	Q1&Q2	—	—	-100		V <sub>GS</sub> = -20V		
g <sub>fs</sub>	Forward Transconductance	Q1	13	—	—	S	V <sub>DS</sub> = 15V, I <sub>D</sub> = 5.1A		
		Q2	19	—	—		V <sub>DS</sub> = 15V, I <sub>D</sub> = 7.8A		
Q <sub>g</sub>	Total Gate Charge	Q1	—	4.6	6.9	nC	Q1 V <sub>DS</sub> = 15V V <sub>GS</sub> = 4.5V, I <sub>D</sub> = 5.1A  Q2 V <sub>DS</sub> = 15V V <sub>GS</sub> = 4.5V, I <sub>D</sub> = 7.8A		
Q <sub>gs1</sub>	Pre-V <sub>th</sub> Gate-to-Source Charge	Q1	—	0.9	—				
		Q2	—	1.4	—				
Q <sub>gs2</sub>	Post-V <sub>th</sub> Gate-to-Source Charge	Q1	—	0.5	—				
		Q2	—	0.8	—				
Q <sub>gd</sub>	Gate-to-Drain Charge	Q1	—	1.8	—				
		Q2	—	2.3	—				
Q <sub>qodr</sub>	Gate Charge Overdrive	Q1	—	1.4	—				
		Q2	—	2.0	—				
Q <sub>sw</sub>	Switch Charge (Q <sub>gs2</sub> + Q <sub>gd</sub> )	Q1	—	2.3	—				
		Q2	—	3.1	—				
Q <sub>oss</sub>	Output Charge	Q1	—	3.0	—	nC	V <sub>DS</sub> = 16V, V <sub>GS</sub> = 0V		
		Q2	—	4.4	—				
R <sub>G</sub>	Gate Resistance	Q1	—	3.1	4.9	Ω			
		Q2	—	3.1	4.9				
t <sub>d(on)</sub>	Turn-On Delay Time	Q1	—	7.4	—	ns	Q1 V <sub>DD</sub> = 15V, V <sub>GS</sub> = 4.5V I <sub>D</sub> = 5.1A  Q2 V <sub>DD</sub> = 15V, V <sub>GS</sub> = 4.5V I <sub>D</sub> = 7.8A Clamped Inductive Load		
		Q2	—	6.1	—				
t <sub>r</sub>	Rise Time	Q1	—	8.2	—				
		Q2	—	8.6	—				
t <sub>d(off)</sub>	Turn-Off Delay Time	Q1	—	8.4	—				
		Q2	—	8.2	—				
t <sub>f</sub>	Fall Time	Q1	—	3.4	—				
		Q2	—	3.3	—				
C <sub>iss</sub>	Input Capacitance	Q1	—	580	—			pF	V <sub>GS</sub> = 0V V <sub>DS</sub> = 15V f = 1.0MHz
		Q2	—	900	—				
C <sub>oss</sub>	Output Capacitance	Q1	—	130	—				
		Q2	—	190	—				
C <sub>rss</sub>	Reverse Transfer Capacitance	Q1	—	74	—				
		Q2	—	86	—				

### Avalanche Characteristics


	Parameter	Typ.	Q1 Max.	Q2 Max.	Units
E <sub>AS</sub>	Single Pulse Avalanche Energy ②	—	3.4	7.3	mJ
I <sub>AR</sub>	Avalanche Current ①	—	5.1	7.8	A

### Diode Characteristics


	Parameter		Min.	Typ.	Max.	Units	Conditions
I <sub>S</sub>	Continuous Source Current (Body Diode)	Q1	—	—	1.7	A	MOSFET symbol showing the integral reverse p-n junction diode.
		Q2	—	—	2.5		
I <sub>SM</sub>	Pulsed Source Current (Body Diode) ①	Q1	—	—	51	A	
		Q2	—	—	78		
V <sub>SD</sub>	Diode Forward Voltage	Q1	—	—	1.0	V	T <sub>J</sub> = 25°C, I <sub>S</sub> = 5.1A, V <sub>GS</sub> = 0V ③
		Q2	—	—	1.0		T <sub>J</sub> = 25°C, I <sub>S</sub> = 7.8A, V <sub>GS</sub> = 0V ③
t <sub>rr</sub>	Reverse Recovery Time	Q1	—	7.8	12	ns	Q1 T <sub>J</sub> = 25°C, I <sub>F</sub> = 5.1A, V <sub>DD</sub> = 15V, di/dt = 100A/μs ③
		Q2	—	12	18		
Q <sub>rr</sub>	Reverse Recovery Charge	Q1	—	1.5	2.3	nC	Q2 T <sub>J</sub> = 25°C, I <sub>F</sub> = 7.8A, V <sub>DD</sub> = 15V, di/dt = 100A/μs ③
		Q2	—	3.1	4.7		




**Fig 1.** Typical Output Characteristics




**Fig 2.** Typical Output Characteristics




**Fig 3.** Typical Output Characteristics





**Fig 4.** Typical Output Characteristics



**Fig 5.** Typical Transfer Characteristics




**Fig 6.** Typical Transfer Characteristics




**Fig 7.** Typical Capacitance vs. Drain-to-Source Voltage


**Fig 8.** Typical Capacitance vs. Drain-to-Source Voltage




**Fig 9.** Typical Gate Charge vs. Gate-to-Source Voltage



**Fig 10.** Typical Gate Charge vs. Gate-to-Source Voltage



**Fig 11.** Maximum Safe Operating Area



**Fig 12.** Maximum Safe Operating Area

Q1 - Control FET




Fig 13. Normalized On-Resistance vs. Temperature

Q2 - Synchronous FET




Fig 14. Normalized On-Resistance vs. Temperature




Fig 15. Typical Source-Drain Diode Forward Voltage




Fig 16. Typical Source-Drain Diode Forward Voltage




Fig 17. Typical On-Resistance vs. Gate Voltage







Fig 18. Typical On-Resistance vs. Gate Voltage




**Fig 19.** Maximum Drain Current vs. Ambient Temperature




**Fig 20.** Maximum Drain Current vs. Ambient Temperature




**Fig 21.** Threshold Voltage vs. Temperature



**Fig 22.** Threshold Voltage vs. Temperature



**Fig 23.** Maximum Avalanche Energy vs. Drain Current



**Fig 24.** Maximum Avalanche Energy vs. Drain Current




Fig 25. Maximum Effective Transient Thermal Impedance, Junction-to-Ambient (Q1)




Fig 26. Maximum Effective Transient Thermal Impedance, Junction-to-Ambient (Q2)







Fig 27. Layout Diagram




\*  $V_{GS} = 5V$  for Logic Level Devices


**Fig 28. Peak Diode Recovery  $dv/dt$  Test Circuit for N-Channel HEXFET<sup>®</sup> Power MOSFETs**




**Fig 29a. Unclamped Inductive Test Circuit**




**Fig 29b. Unclamped Inductive Waveforms**




**Fig 30a. Switching Time Test Circuit**



**Fig 30b. Switching Time Waveforms**



**Fig 31a. Gate Charge Test Circuit**




**Fig 31b. Gate Charge Waveform**





## SO-8 Package Outline

Dimensions are shown in millimeters (inches)




DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	.0532	.0688	1.35	1.75
A1	.0040	.0098	0.10	0.25
b	.013	.020	0.33	0.51
c	.0075	.0098	0.19	0.25
D	.189	.1968	4.80	5.00
E	.1497	.1574	3.80	4.00
e	.050 BASIC		1.27 BASIC	
e 1	.025 BASIC		0.635 BASIC	
H	.2284	.2440	5.80	6.20
K	.0099	.0196	0.25	0.50
L	.016	.050	0.40	1.27
y	0°	8°	0°	8°



**NOTES:**


1. DIMENSIONING & TOLERANCING PER ASME Y14.5M-1994.
2. CONTROLLING DIMENSION: MILLIMETER
3. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].
4. OUTLINE CONFORMS TO JEDEC OUTLINE MS-012AA.
- ⑤ DIMENSION DOES NOT INCLUDE MOLD PROTRUSIONS. MOLD PROTRUSIONS NOT TO EXCEED 0.15 [0.006].
- ⑥ DIMENSION DOES NOT INCLUDE MOLD PROTRUSIONS. MOLD PROTRUSIONS NOT TO EXCEED 0.25 [0.010].
- ⑦ DIMENSION IS THE LENGTH OF LEAD FOR SOLDERING TO A SUBSTRATE.

**FOOTPRINT**



## SO-8 Part Marking Information


EXAMPLE: THIS IS AN IRF7101 (MOSFET)



# IRF7902PbF


## SO-8 Tape and Reel

Dimensions are shown in millimeters (inches)



**NOTES:**

1. CONTROLLING DIMENSION : MILLIMETER.
2. ALL DIMENSIONS ARE SHOWN IN MILLIMETERS(INCHES).
3. OUTLINE CONFORMS TO EIA-481 & EIA-541.



**NOTES :**

1. CONTROLLING DIMENSION : MILLIMETER.
2. OUTLINE CONFORMS TO EIA-481 & EIA-541.

**Notes:**

- ① Repetitive rating; pulse width limited by max. junction temperature.
- ② Starting  $T_J = 25^\circ\text{C}$ , Q1:  $L = 0.26\text{mH}$ ,  $R_G = 25\Omega$ ,  $I_{AS} = 5.1\text{A}$ ;  
 Q2:  $L = 0.24\text{mH}$ ,  $R_G = 25\Omega$ ,  $I_{AS} = 7.8\text{A}$ .
- ③ Pulse width  $\leq 400\mu\text{s}$ ; duty cycle  $\leq 2\%$ .
- ④ When mounted on 1 inch square copper board.
- ⑤  $R_\theta$  is measured at  $T_J$  approximately  $90^\circ\text{C}$ .

Data and specifications subject to change without notice.  
 This product has been designed and qualified for the Consumer market.  
 Qualification Standards can be found on IR's Web site.